Single Electron 2-Bit Multiplier
نویسندگان
چکیده
منابع مشابه
A Reconfigurable Most/Least Significant Bit Multiplier for GF(2)
An efficient architecture of a reconfigurable Least/Most Significant Bit multiplier for Galois field where , is presented. The proposed multiplier can operate either as a most significant or as a least significant bit first multiplier. The value m, of the irreducible polynomial degree, can be changed and the value of M determines the maximum size that the multiplier can support. This architectu...
متن کاملEfficient Bit - Parallel Systolic Multiplier over GF ( 2 m )
A bit parallel systolic multiplier in the finite field GF(2) over the polynomial basis where irreducible polynomial generate the field GF(2) is presented. The complexity of the proposed multiplier is compared in terms of area, latency and speed. The proposed multiplier has high throughput as compared with the traditional systolic multiplier. Moreover, this multiplier is highly regular, modular,...
متن کاملInvestigation of the operation of Thick Gas Electron Multiplier and Electron Multiplier Assembly for alpha particle detection
In this study, the detection of alpha particles in the high current mode is investigated in the presence of two gaseous electron multipliers in the micro-pattern structures. Thick Gas Electron Multiplier (TGEM) and an Electron Multiplier Assemblies (EMA) were designed and constructed as amplification gap in the detector chamber. An ion chamber is employed to measure the current of interaction b...
متن کاملAn Area-Efficient Bit-Serial Integer Multiplier
This paper presents the design of a new multiplier architecture for normal integer multiplication of positive and negative numbers. It has been developed to increase the performance of algorithms for cryptographic and signal processing applications on implementations of the Instruction Systolic Array (ISA) parallel computer model [6,7]. The multiplier operates least significant bit (LSB)-first....
متن کاملEight Bit Serial Triangular Compressor Based Multiplier
This paper proposes a novel and area efficient bit serial multiplier architecture in which both the multiplier and multiplicand are processed in real time. The major advantage of proposed multiplier is the bit serial data which results in reduced area and simple circuitry, the use of compressor enables us to get bit serial out put every clock cycle. The proposed architecture is best suited for ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Computer Applications
سال: 2012
ISSN: 0975-8887
DOI: 10.5120/5680-7719